Brainscape's Knowledge GenomeTM

Browse over 1 million classes created by top students, professors, publishers, and experts.


See full index

cs 6291 embedded software v2 > Lesson 4--Datapaths > Flashcards

Lesson 4--Datapaths Flashcards

1
Q

VLIW datapath

A

Collection of its execution units, which performs data transformation

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
2
Q

CISC and DSP

A

All operands reside in memory

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
3
Q

VLIW and RISC

A

Operands are in the registers before any work is done.

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
4
Q

True or False: 16 bit buses are much more efficient than 32 bit buses

A

True

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
5
Q

ISA minimum requirements

A
  • -Minimum commands for accessing memory ­ load, store
  • -Minimum commands to perform arithmetic functions ­ subtraction
  • -Minimum commands for control functions ­ less than zero, equals zero, branch unconditional
How well did you know this?
1
Not at all
2
3
4
5
Perfectly
6
Q

Choosing Operations tradeoffs

A
  • -Efficiency
  • -Performance
  • -Complexity
  • -Design
  • -Silicon cost
How well did you know this?
1
Not at all
2
3
4
5
Perfectly
7
Q

Other architectures

A

SIMD
MIMD
microSIMD

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
8
Q

True or False: VLIW is more efficient than microSIMD for a media processor

A

False

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
9
Q

True or False: For the same number of addressible registers, microSIMD holds more multimedia data than superscalar or VLIW.

A

True

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
10
Q

True or False: microSIMD supports data parallelism, but at a much higher complexity of register ports

A

False

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
11
Q

Min instructions for accessing memory

A
  • -Load a value from mem into register

- -Store a value from a register into mem

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
12
Q

Min instructions set to perform arithmetic functions of a processor:

A

Subtract

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
13
Q

Min instructions set to perform control functions of a processor:

A
  • -Result is zero
  • -Result is less than zero (no need for greater than zero)
  • -Branch unconditional (goto)
How well did you know this?
1
Not at all
2
3
4
5
Perfectly
14
Q

VLIW datapath

A

Collection of its execution units, which performs data transformation

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
15
Q

CISC and DSP

A

All operands reside in memory

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
16
Q

VLIW and RISC

A

Operands are in the registers before any work is done.

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
17
Q

True or False: 16 bit buses are much more efficient than 32 bit buses

A

TRUE

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
18
Q

ISA minimum requirements

A
  • -Minimum commands for accessing memory � load, store
  • -Minimum commands to perform arithmetic functions � subtraction
  • -Minimum commands for control functions � less than zero, equals zero, branch unconditional
How well did you know this?
1
Not at all
2
3
4
5
Perfectly
19
Q

Choosing Operation Repertoire tradeoffs

A
  • -Efficiency
  • -Performance
  • -Complexity
  • -Design
  • -Silicon cost
How well did you know this?
1
Not at all
2
3
4
5
Perfectly
20
Q

Other architectures

A
  • -SIMD
  • -MIMD
  • -microSIMD
How well did you know this?
1
Not at all
2
3
4
5
Perfectly
21
Q

True or False: VLIW is more efficient than microSIMD for a media processor

A

False

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
22
Q

True or False: For the same number of addressible registers, microSIMD holds more multimedia data than superscalar or VLIW.

A

True

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
23
Q

True or False: microSIMD supports data parallelism, but at a much higher complexity of register ports

A

False

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
24
Q

Min instructions for accessing memory

A
  • -Load a value from mem into register

- -Store a value from a register into mem

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
25
Q

Min instructions set to perform arithmetic functions of a processor:

A

Subtract

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
26
Q

Min instructions set to perform control functions of a processor:

A
  • -Result is zero
  • -Result is less than zero (no need for greater than zero)
  • -Branch unconditional (goto)
How well did you know this?
1
Not at all
2
3
4
5
Perfectly
27
Q

The Datapath

A

The controller makes sure the data is latched into the buffer properly, coordinates ALU operations, and checks for hazards.

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
28
Q

Memory to memory

A

CISC and DSP all the operands reside in memory. So there must be ______ to______operations and complex addressing modes.

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
29
Q

Accumulators are target registers of the ALU

A

This means the compiler is forced to make binding choices and optimizations too early to reduce the memory traffic.

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
30
Q

True

A

True or false: VLIW and RISC use lost of registers

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
31
Q

False

A

True or false: VLIW and RISC compiler does not need to be very aggressive with register allocation

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
32
Q

True

A

True or false: VLIW and RISC compiler must decouple scheduling and register allocation. So first scheduling is performed, the register allocation is done.

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
33
Q

Datapath Operations Cycles

A

The 32 bit processors take way more cycles than the 16 bit versions because the 32 bit operations break down the operations into 16 bit operations and use the carry bit to extend the size.

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
34
Q

False

A

True or False: Datapath Operations Cycles that use 16 bit buses operate much less efficiently than 32 bit buses.

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
35
Q

Datapath Width

A

The width of the datapath equals the width of the registers that hold int and float.

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
36
Q

Datapath Width

A

The width of the datapath equals the width of the registers that hold int and float.

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
37
Q

False

A

True or False: The initial versions for ARM supported floating point operations, was done through a software library.

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
38
Q

True

A

True or False: The initial versions for ARM processors were extremely efficient, but the time for floating point operations was 100s of clock cycles

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
39
Q

False, there was usually two

A

True or False: CISC and RISC usually have only one datapaths, each the width of the datapath.

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
40
Q

Narrower

A

With CISC and RISC, the integer datapath is narrower or wider than the floating point one?

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
41
Q

DSPs datapaths

A

These are likely to be 40 bits or 56 bits, these are ADC widths

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
42
Q

8 - 32

A

VLIW Datapath Widths had __ to __ bit independent datapaths

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
43
Q

True

A

True or False: VLIW Datapath Widths could be reconfigured to support floating point operations

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
44
Q

Operation Repertoire

A

Choosing which operations to include in the ISA is difficult

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
45
Q

Additional Operation Repertoire tradeoffs

A

–application analysis
–execution frequency
–implementation complexity
all must be considered for this operation

46
Q

The characteristics of application domain are:

A
  • -Simple integer and compare operations for the basic units of execution of any program.
  • -datapaths are extremely important.
  • -In CISC Carry, Overflow, and other flags are set by the arithmetic operations
47
Q

CISC

A

In CISC or RSIC: Overflow, and other flags are set by the arithmetic operations?

48
Q

VLIW

A

With CISC or VLIW: Which one has more than one arithmetic operations occurring at the same time?

49
Q

VEX

A

With VEX or VLIW: Where are flags stored in branch registers?

50
Q

large and slow

A

Are Multipliers small and fast or large and slow?

51
Q

smaller operations

A

Are VEX the multiplication is broken down into larger or smaller operations

52
Q

upper and lower

A

Integer Multiplication: The 32 bit multiplication is divided into two 16 bit multiplications? upper and lower or upper only or lower only?

53
Q

NOP and multiplication

A

Integer Multiplication: There is a NOP or Branch inserted to allow for the delay created with the multiplication or division?

54
Q

Fixed Point Multiplication

A

Most embedded systems need short fixedpoint to represent important data types

55
Q

In VEX there are 3 multiplication forms

A

In ____ there are 3 multiplication forms�low 16 * low 16, low 16 * high 16, high 16 * high 16 (number of bits)

56
Q

False, it is expensive

A

True or False: Higher precision fixedpoint multiplication is cheap

57
Q

True

A

True or False: Interger division is more expensive than multiplication?

58
Q

Integer Division is more complex

A

With this type math, it is more complex because the answer may be an integer or a FP value

59
Q

VEX

A

In ___, divs instruction is provided for basic component for an integer division.

60
Q

35 cycles

A

Nonrestoring 32bit division can take __ cycles

61
Q

Shorter and Constant

A

The compiler may optimize shorter or loger divisions or divisions by constants or varibles?

62
Q

code size

A

Division is rarely critical and many systems favor code size or code quality to hardware design.

63
Q

Saturated Arithmetic

A

This arithmetic occurs when you try to exceed the precision that is allowed for the implementation

64
Q

It becomes an an overflow ; the result is 0X00000000

A

What is the result if we add 1 to a a 32 bit int 0XFFFFFFFF wrap around?

65
Q

No

A

Are embedded domains overflows acceptable?

66
Q

Saturated arithmetic is used.

Example: 60 + 43 ? 100. (not the expected 103.)

A

What is used instead of embedded domains overflows?

67
Q

SIMD

A

In SIMD or VLIW; instruction sets, the same instruction works on a large quantity of data?

68
Q

VLIW

A

In SIMD or VLIW; instruction sets, each instruction works on only one data set?

69
Q

VLIW

A

In SIMD or VLIW; can be multiple instructions and multiple data sets?

70
Q

MicroSIMD Parallel Subword Architecture

A

With this Architecture, it has 64 bit FU can process words as 1 64 bit, 2 32 bit, or 4 16 bit

71
Q

microSIMD Parallel Subword Architecture

A

With this Architecture, data can be compacted and be fit into a long 64 bit word

72
Q

True

A

True or False: With microSIMD, data can be compacted and be fit into a long 64 bit word.

73
Q

It speeds up processing and reduces data size requirements

A

With microSIMD, it speeds up processing and reduces data size requirements or does it reduce processing and speed up
data size?

74
Q

MIMD

A

MIMD or SIMD has 4 instructions on 4 cores?

75
Q

SIMD

A

MIMD or SIMD operates on four different data items with one instruction?

76
Q

Superscalar

A

Superscalar or SIMD Operates on 4 instructions, four cores?

77
Q

VLIW

A

VLIW or Superscalar has one instruction, four sub operations?

78
Q

False; x86 are popular

A

True or False: MicroSIMD Operations are not popular

79
Q

MicroSIMD

A

In embedded systems MicroSIMD or VLIW manipulates subwords

80
Q

8 bits, 16 bits, 32 bits, 64 bits

A

MicroSIMD subwords are configurable bits of ___bits, ___bits, ___bits, ___bits

81
Q

False; They need small precision qualities

A

True or False: Multimedia applications usually need large precision quantities

82
Q

PADD4

A

PADD4 or 4PADD breaks down larger words into sub words. Then adds 4 sub words together. Then operate on the four sub words.

83
Q

False, they have difficulties.

A

True or False: In practice, microSIMD operations have no difficulties.

84
Q

microSIMD operations difficulties

A
  • -Alignment issues are a problem when breaking into subwords.
  • -Structures that contain subword elements rarely align cleanly to word boundaries.
  • -Unoptimized pre/post loop codes are needed.
  • -Precision Issues there may need to be a few extra bits for holding intermediate stages of an algorithm
85
Q

False, they have to respect control flow

A

True or false: MicroSIMD operations does not need to respect the control flow.

86
Q

MicroSIMD

A

MicroSIMD or VLIW must mimic existing branches

87
Q

Two operations control flow in MicroSIMD

A
  • -it must mimic existing branches extensions

- -include partial predication

88
Q

PCMPGT4

A

PCMPGT4 or PADD4; does the compare at a boundary. Then take the subwords on the integer boundaries do the add and subtraction. The PSELECT then
chose the branch to take.

89
Q

SIMD

A

The sequential program can be parallelized using VEX or SIMD?

90
Q

MicroSIMD

A

MicroSIMD or VLIW: The data is divided into subelements and then stored in a register. The entire register is operated on at the same time,
leading to 4 data points being operated on at the same time. Reducing the processing time of the operation.

91
Q

MicroSIMD

A

MicroSIMD or VLIW: Can achieve impressive results with a minimal hardware complexity

92
Q

False

A

True or False: complete set of microSIM extensions do not costs too much

93
Q

True

A

True or False: automatic extrications microSIMD w/o hints by the compiler is still unproven.

94
Q

False

A

With Manual code resturcturing is no longer needed to exploit micro SIMDparallelism

95
Q

True

A

True or False: microSIMD can pack more data than VLIW

96
Q

True

A

True or False: microSIMD holds more multimedia data then superscalar or VLIW architectures

97
Q

VLIW

A

The complexity of register ports is higher in VLIW or microSIMD?

98
Q

True

A

True or False: microSIMD is able to support a large number of operands.

99
Q

Less

A

The number of register files is much less or more for microSIMD.

100
Q

True

A

True or False: microSIMD is more powerful than MIMD, SIMD, VLIW

101
Q

True

A

True or False: VLIW can do four different kinds of instructions, while SIMD cannot.

102
Q

VLIW

A

VLIW or VEX is better for more general parallelism.

103
Q

Constants

A
  • -Specifically the immediate operands and literals.

- -Are known at compile time, others at load time.

104
Q

Short

A

Short or Long immediate constants tend to be used in addressing modes and fit in a single encoded operation

105
Q

Long

A

Short or Long immediate constants can be the width of the datapath.

106
Q

2

A

There are 2, 8 or 64 methods for long immediates

107
Q

Two methods for long immediates

A
  • -partial immediate load
  • -memory allocated immediate in this case the compiler allocates long immediate in memory and emits an instruction that loads the immediate. (emits?)
108
Q

False; They are immediate

A

True or False: With Constants Branch offsets are not immediate

109
Q

Constants

A

MIPS or VLIW have a jump instruction has 26 bit wide offsets.

110
Q

MIPS

A

PC is word aligned in MIPS or VLIW, so you can jump 28 bits.

111
Q

True

A

True or False: Most embedded processes are 32-bit ISAs include a branch offset large enough to cover local branches

cs 6291 embedded software v2 (15 decks)

Brainscape helps you reach your goals faster, through stronger study habits.
© 2024 Bold Learning Solutions. Terms and Conditions