Logics 9: Latches and Flip Flops Flashcards

(49 cards)

1
Q

It is a type of temporary storage device that has two stable states and is normally placed in a category separate from that of flip-flops

A

Latch

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
2
Q

It means having two stable states

A

Bistable

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
3
Q

Is the simplest for of latches

A

Set-Reset (SR) Latch

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
4
Q

In an SR Latch, what is Q when S is 1 and R is 0?

A

1

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
5
Q

In an SR Latch, what is Q when S is 0 and R is 1?

A

0

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
6
Q

Are synchronous bistable devices

A

Flip-flops

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
7
Q

Another name for flip-flops

A

Bistable Multivibrators

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
8
Q

Are flip-flops edge-triggered or level-triggered?

A

edge-triggered

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
9
Q

Are latches edge-triggered or level-triggered?

A

level-triggered

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
10
Q

What value for S and R will an SR flip-flop be invalid?

A

S=R=1

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
11
Q

What happens to Q if J=K=1 in a JK flip-flop

A

Toggles

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
12
Q

What happens to Q if J=K=0 in a JK flip-flop

A

No Change

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
13
Q

Is the interval of time required after an input signal has been applied for the resulting output change to occur

A

Propagation Delay Time

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
14
Q

It is the minimum interval required for the logic levels to be maintained constantly on the inputs

A

Set-up Time

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
15
Q

It is the minimum interval required for the logic levels to remain on the inputs

A

Hold Time

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
16
Q

Is the highest rate at which a flip-flop can be reliably triggered

A

Maximum Clock Frequency

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
17
Q

It is the total power consumption of the device

A

Power Dissipation

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
18
Q

Are circuits whose outputs depends on the sequence of inputs applied and are analyzed with respect to time

A

Sequential Logic Circuits

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
19
Q

The reference of sequential circuit operation

A

Clock

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
20
Q

The output will remain in its present state until some input change is described

21
Q

The output will change logic state after a given time, even if the inputs remain unchanged

A

Unstable State

22
Q

The process of connecting the output of the device to the input of the same device

23
Q

The truth table used to analyze sequential circuits

24
Q

The time it takes the output of the device to respond to change in the inputs of the device

A

Propagation Delay

25
A sequential circuit with one stable and one unstable state
Monostable Multivibrator
26
The time that the one shot is in its unstable state
Pulse Width
27
Also known as oscillator
Astable Multivibrator
28
A sequential circuit with no stable state
Astable Multivibrator
29
A linear IC capable of producing various types of oscillation timing waveforms and other digital waveform
555 Timer IC
30
A type of circuit that causes a logic device to switch logic states abruptly at a specific input voltage
Schmitt Trigger Devices
31
Sequential circuits with two stable states
Bistable Multivibrator
32
A memory device capable of storing 1 bit of information
Latch
33
Also known as a delay latch
D Latch
34
A memory device capable of storing 1 bit of information
Flip-flops
35
A flip-flop with no invalid state
JK Flip-flop
36
Forces output to be high in flip-flop asynchronous inputs
PRE
37
Forces output to be low in flip-flop asynchronous inputs
CLR
38
A flip-flop circuit that is pulse triggered
Master-Slave Flip-Flop
39
Is a device that generates binary number in a specified count sequence
Digital Counter
40
The total number of states or values generated by the counter as it progresses through its specified count sequence
Count Modulus
41
Counters with modulus of 10 and also known as MOD 10 counters
Decade Counter
42
Counters with n bits that are also known as modulus of 2^n
Binary Counter
43
The incoming clock signal of this is routed into the first stage of the counter which generates the LSB of the numbers in the count sequence
Asynchronous Counters
44
It is constructed with one common clock signal as the input to all the flip-flops simultaneously
Synchronous Counters
45
A special class of synchronous counter circuit designed from cascaded D flip-flops
Ring Counterss
46
Produce but patterns that shifts through all counter stages
Ring Counters
47
It cycles a single logic-HIGH output pulse through the stages of the counter
Basic Ring Counter
48
It is also known as switch tail counter, Johnson counter, or moebus counter
Twisted Ring Counter
49
It generates a count sequence where only one output changes between consecutive count states
Twisted Ring Counter