Von Neumann, Harvard and contemporary processor architecture Flashcards Preview

OCR A level Computer Science - Paper 1 (2022) > Von Neumann, Harvard and contemporary processor architecture > Flashcards

Flashcards in Von Neumann, Harvard and contemporary processor architecture Deck (9)
Loading flashcards...
1
Q

What is Von Neumann architecture?

A
  • Includes the basic components of the computer and processor
  • Shared memory and shared data bus is used for both data and instructions
  • Built on the stored program concept
2
Q

Where is Von Neumann architecture more commonly used?

A
  • Personal computers

- Small computers

3
Q

Advantages of Von Neumann architecture?

A
  • Cheaper to develop as the control unit is easier to design

- Programs can be optimised in size

4
Q

Disadvantages of Von Neumann architecture?

A
  • Parallel executions of programs are not allowed due to serial instruction processing
  • Only one “bus” can be accessed at a time, this results in the CPU being idle - Von Neumann Bottleneck
5
Q

What is the Harvard architecture?

A
  • Physically separate memories for instructions and data

- Useful for when memories have different characteristics

6
Q

Where is Harvard architecture more commonly used?

A
  • Micro controllers

- Signal processing

7
Q

Advantages of Harvard architecture?

A
  • Quicker execution as data and instructions can be fetched in parallel.
  • Memories can be different sizes, which can make more efficient use of space
8
Q

Disadvantages of Harvard architecture?

A
  • More complex architecture, as it requires two buses, more time to manufacture/more expensive
  • The un-occupied data memory cannot be used by instructions and the free instruction memory cannot be used by data. Memory dedicated to each unit has to be balanced carefully
9
Q

What is contemporary processor architecture?

A
  • Use a combination of Von Neumann and Harvard architecture
  • Von Neumann is used when working with data and instructions in main memory
  • Harvard architecture to divide the cache into instruction cache and data cache