Fetch Decode Execute Flashcards
(10 cards)
ALU
arithmetic logic unit- performs arithmetic and logic calculations
program counter
holds the address of the next instruction to be executed
control unit
responsible for controlling various components of the processor
CIR
current instruction register- holds the instruction that is currently being executed by the processor
MAR
memory address register- holds the memory address of a memory location that is to be read and written to
MBR
memory buffer register- holds the contents of a memory location that has been read from
status register
contains a number of bits the values of which can
change to indicate the occurrence of an interrupt
explain the stages of the fetch cycle
In the fetch stage of the cycle, the next instruction to execute is retrieved from main memory.
1. The content of the PC is copied to the MAR
2. The content of the MAR is transferred to main memory by the address bus
3. The instruction is sent from main memory to the MBR by the data bus
4. The PC is incremented by one
5. The content of the MBR is copied to the CIR
explain the stages of the decode cycle
In the decode stage of the cycle, the fetched instruction is
decoded.
1. The content of the CIR is decoded by the control unit
2. The decoded instruction is split into two parts: opcode
and operands
explain the stages of the execute cycle
The instruction is carried out in the execute stage of the cycle.
1. Any data required by the instruction that isn’t present in registers is fetched
2. The instruction is carried out
3. Results of any calculations are stored in general purpose registers or main memory