Security Architecture & Design Flashcards Preview

CISSP > Security Architecture & Design > Flashcards

Flashcards in Security Architecture & Design Deck (189)
Loading flashcards...
1

What are the 9 main components of the CPU?

Arithmetic Logic Unit (ALU)
Bus Interface Unit (BIU)
Control Unit
Decode Unit
Floating Point Unit (FPU)
Memory Management Unit (MPU)
Pre-fetch Unit
Protection Test Unit (PTU)
Registers

2

Which component of the CPU performs numerical calculations?
Arithmetic Logic Unit (ALU)
Bus Interface Unit (BIU)
Control Unit
Decode Unit
Floating Point Unit (FPU)
Memory Management Unit (MPU)
Pre-fetch Unit
Protection Test Unit (PTU)
Registers

Arithmetic Logic Unit (ALU)

3

Which component of the CPU supervises data transfers over the bus system between the CPU and I/O devices?
Arithmetic Logic Unit (ALU)
Bus Interface Unit (BIU)
Control Unit
Decode Unit
Floating Point Unit (FPU)
Memory Management Unit (MPU)
Pre-fetch Unit
Protection Test Unit (PTU)
Registers

Bus Interface Unit (BIU)

4

Which component of the CPU coordinates other CPU components during program execution?
Arithmetic Logic Unit (ALU)
Bus Interface Unit (BIU)
Control Unit
Decode Unit
Floating Point Unit (FPU)
Memory Management Unit (MPU)
Pre-fetch Unit
Protection Test Unit (PTU)
Registers

Control Unit

5

Which component of the CPU converts incoming instructions into individual commands?
Arithmetic Logic Unit (ALU)
Bus Interface Unit (BIU)
Control Unit
Decode Unit
Floating Point Unit (FPU)
Memory Management Unit (MPU)
Pre-fetch Unit
Protection Test Unit (PTU)
Registers

Decode Unit

6

Which component of the CPU handles higher math operations for the ALU and control unit?
Arithmetic Logic Unit (ALU)
Bus Interface Unit (BIU)
Control Unit
Decode Unit
Floating Point Unit (FPU)
Memory Management Unit (MPU)
Pre-fetch Unit
Protection Test Unit (PTU)
Registers

Floating Point Unit (FPU)

7

Which component of the CPU handles addressing and cataloguing data that's stored in memory and translates logical addressing into physical addressing?
Arithmetic Logic Unit (ALU)
Bus Interface Unit (BIU)
Control Unit
Decode Unit
Floating Point Unit (FPU)
Memory Management Unit (MPU)
Pre-fetch Unit
Protection Test Unit (PTU)
Registers

Memory Management Unit (MMU)

8

Which component of the CPU monitors all CPU functions to ensure they are properly executed?
Arithmetic Logic Unit (ALU)
Bus Interface Unit (BIU)
Control Unit
Decode Unit
Floating Point Unit (FPU)
Memory Management Unit (MPU)
Pre-fetch Unit
Protection Test Unit (PTU)
Registers

Protection Test Unit (PTU)

9

Which component of the CPU hold CPU data, addresses and instructions temporarily, in special buffers?
Arithmetic Logic Unit (ALU)
Bus Interface Unit (BIU)
Control Unit
Decode Unit
Floating Point Unit (FPU)
Memory Management Unit (MPU)
Pre-fetch Unit
Protection Test Unit (PTU)
Registers

Registers

10

Which component of the CPU pre-loads instructions into CPU registers?
Arithmetic Logic Unit (ALU)
Bus Interface Unit (BIU)
Control Unit
Decode Unit
Floating Point Unit (FPU)
Memory Management Unit (MPU)
Pre-fetch Unit
Protection Test Unit (PTU)
Registers

Pre-fetch Unit

11

The basic operation of a microprocessor consists of two distinct phases. What are they?

fetch and execute

12

Fetch and Execute are otherwise known as what in CPU terms?

Basic Machine Cycle

13

What is the basic machine cycle controlled by?

CPU Clock signals

14

What are the 4 operating states for a computer CPU?

- Operating (or run) state
- Problem (or application) state
- Supervisory state
- Wait state

15

During which CPU state are only a limited subset of non privileged instructions available?

Problem (or application) state

16

When the CPU executes a privileged instruction, meaning that instruction is available to a system admin or authorised user/process only, what state is the CPU in?

Supervisory state

17

What are the two basic types of CPU designs?

- Complex Instruction Set Computing (CISC)
- Reduced Instruction Set Computing (RISC)

18

Which CPU design can perform multiple operations per instruction and is optimised for systems in which the fetch phase is the longest part of the instruction execution cycle?

- Complex Instruction Set Computing (CISC)

19

Which CPU design uses fewer, simpler instructions, requiring fewer clock cycles to execute and is optimised for systems in which the fetch and execute phases are approximately equal?

- Reduced Instruction Set Computing (RISC)

20

What are two ways of describing a microprocessor?

- Scalar
- Superscalar

21

What is the difference between scalar and superscalar

Scalar executes a single instruction at a time whereas superscalar can execute multiple instructions concurrently

22

Which classification of processor can alternate the execution of multiple subprograms or tasks on a single processor?
-Multitasking
-Multiprogramming
-Multiprocessing

Multitasking

23

Which classification of processor alternates the execution of multiple programs on a single processor?
-Multitasking
-Multiprogramming
-Multiprocessing

Multiprogramming

24

Which classification of processor executes multiple programs on multiple processors simultaneously?

Multiprocessing

25

What is "Multistate" in relation to a processor?

OS supports multiple operating states, ie Normal and Safe mode in Windows.

26

What term is used for an operating system that provides different shell environments, profiles or privilege levels for each user, e.g. "Run As" in Windows?

Multi-User

27

Which piece of hardware groups electronic conductors that interconnect the various components of the computer?

Bus

28

What are the 3 bus structures?

- Data Bus
- Address Bus
- Control Bus

29

Which bus structure transmits data between the CPU, memory and peripheral devices?
- Data Bus
- Address Bus
- Control Bus

- Data Bus

30

Which bus structure transmits addresses of data and instructions between the CPU and memory?

- Address Bus