Structure and Function of the Processor (1.1.1) Flashcards

1
Q

What is a computer processor?

A

A hardware device which runs the FDE cycle in order to execute instructions for programs to run.

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
2
Q

What is the function of the ALU?

A

The ALU carries out all arithmetical and logical operations.

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
3
Q

What is the control unit?

A

The control unit directs the operations of the CPU.

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
4
Q

What are the control unit’s jobs?

A
  • Controlling and coordinating the activities of the CPU
  • Managing the flow of data between the CPU and other devices
  • Accepting the next instruction
  • Decoding instructions
  • Storing the resulting data back in memory
How well did you know this?
1
Not at all
2
3
4
5
Perfectly
5
Q

What are registers?

A

Small, high speed memory cells that temporarily store data in the processor.

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
6
Q

What are the five main registers in the CPU?

A
  • Program counter
  • Accumulator
  • Memory Address Register
  • Memory Data Register
  • Current Instruction Register
How well did you know this?
1
Not at all
2
3
4
5
Perfectly
7
Q

What does the program counter do?

A

Holds the address of the next instruction to be executed.

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
8
Q

What does the accumulator do?

A

Stores the results of calculations made by the ALU.

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
9
Q

What does the memory address register do?

A

Stores the memory address of a location that will be read from or written to.

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
10
Q

What does the memory data register do?

A

Temporarily stores data that has been fetched from or will be written to the memory.

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
11
Q

What does the current instruction register do?

A

Holds the instruction currently being executed, divided into opcode and operand.

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
12
Q

What are buses?

A

A set of parallel wires which connect components within the CPU.

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
13
Q

Which three buses make the system bus?

A
  • Data bus
  • Control bus
  • Address bus
How well did you know this?
1
Not at all
2
3
4
5
Perfectly
14
Q

What is the width of the bus?

A

The number of parallel wires in the bus, it is directly proportional to the number of bits which can be transferred simultaneously.

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
15
Q

What is the data bus?

A

A bi-directional bus used for transporting data and instructions.

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
16
Q

What is the address bus used for?

A

Carries memory addresses which specify where data will be sent to or retrieved from. Width=number of addressable memory locations

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
17
Q

What is the control bus?

A

A bi-directional bus used to transmit control signals between internal and external components.

18
Q

What are some examples of control symbols?

A
  • Bus request: shows a device wants to use the data bus
  • Bus grant: shows a device has been allowed access to the data bus
  • Memory write: data is written into the addressed location
  • Memory read: data is read from a specific location and put on the data bus
  • Interrupt request
  • Clock: used for synchronisation
19
Q

What is assembly language?

A

A simplified way of expressing machine code using mnemonics- consisting of operand and opcode.

20
Q

What is the operand?

A

The data or address of data that will be manipulated

21
Q

What is the opcode?

A

The type of instruction to be executed.

22
Q

What is pipelining?

A

The process of completing the FDE cycles of three separate instructions simultaneously by having one instruction at each stage of the cycle at all times. It aims to reduce the amount of the CPU which is kept idle.

23
Q

What is the FDE cycle?

A

A sequence of operations that are completed to execute an instruction.

24
Q

What happens in the fetch phase?

A
  • Address from PC is copied to MAR
  • The address is sent to the memory along the address bus
  • Instruction at address is copied to MDR along the data bus
  • At the same time the PC increments by 1
  • The value in the MDR is copied to the CIR
25
Q

What happens in the decode phase?

A

The contents of the CIR are split into operand and opcode

26
Q

What happens in the execute phase?

A

The decoded instruction is executed by the ALU and results are stored in the ACC->MDR->MEMORY

27
Q

What are the three factors that affect CPU performance?

A
  • Clock speed
  • Number of cores
  • Amount and type of Cache memory
28
Q

What is clock speed?

A

The frequency at which the CPU executes instructions/ no. FDE cycles per second.

29
Q

What is the processor clock?

A

A timing device connected to the processor which synchronizes the FDE cycles.

30
Q

What is a core?

A

An independent processor in a CPU which can run its own FDE cycle.

31
Q

What are the benefits of having multiple cores?

A

Multiple FDE cycles can be completed at any time, however some programs are not designed to do this.

32
Q

What is cache memory?

A

The CPU’s on board memory which can be accessed much faster than main memory. The most frequently used instructions are stored here.

33
Q

What are the three main computer architectures?

A
  • Von Neumann
  • Harvard
  • Contemporary
34
Q

What does the Von Neumann architecture consist of ?

A
  • Single control unit
  • ALU
  • Registers
  • Memory units
  • Shared memory and data bus for both data and instructions.
35
Q

What is the stored program concept?

A

Used by the Von Neumann architecture, it states that machine code instructions are executed serially. They must be stored in the memory to be executed.

36
Q

What is the Harvard Architecture?

A
  • There are separate memories and buses for instructions and data.
  • Instructions and carried out serially
  • Used by embedded processors and RISC processors
37
Q

Von Neumann ADVS

A
  • Cheaper as control unit is easier to design

- Programs can be optimized in size

38
Q

Von Neumann DISADVS

A

-Having a shared bus for data and instructions can cause the “Von Neumann bottleneck”

39
Q

Harvard ADVS

A
  • Quicker execution as data and instructions can be fetched in parallel.
  • Memories can be different size allowing for efficient use of space
40
Q

What are contemporary processors?

A

A modified Harvard architecture whereby there is no strict separation of data and instructions but there are multiple memory buses.
Von Neumann architecture is used to communicate with main memory, Harvard is used with the cache.