Study Guide #2 Flashcards

1
Q

What is a combinational circuit?

A

circuit with more than one output

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
2
Q

MUX operations

A

select lines determine which input goes to output. Select lines represent binary form of output #.

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
3
Q

DEMUX operations

A

select lines determine which output the input goes to. Select lines represent binary form of output #.

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
4
Q

MUX uses

A
  • implement boolean functions
  • implement truth table
How well did you know this?
1
Not at all
2
3
4
5
Perfectly
5
Q

Encoder operations

A

receives one high input and outputs the binary form through the access lines.

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
6
Q

Decoder operations

A

receives binary input of number through access lines and outputs to corresponding output line.

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
7
Q

Which Encoder/Decoder has an enable line?

A

Decoder

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
8
Q

Which of the four chips (MUX, DEMUX, Encoder, and Decoder) are the same just a different view?

A

DEMUX and Decoder

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
9
Q

How to implement boolean function using MUX

A

Draw MUX according to number of variables (ex. A,B,C = 3 seclect lines), then tie each input line from function to power and ground

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
10
Q

How is a decoder used to implement a boolean function?

A

same way as MUX

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
11
Q

Explain the SR latch

A

sets and resets circuit

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
12
Q

What is the problem with the SR latch?

A

invalid when both inputs are high

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
13
Q

Explain the clocked SR latch

A

timed set and reset

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
14
Q

What is the problem with the clocked SR latch?

A

When clock is high, it can change status multiple times

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
15
Q

JK flip-flip operation

A

set and reset with added protection

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
16
Q

SR flip-flop operation

A

set and reset

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
17
Q

D flip-flip operation

A

hold data

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
18
Q

T fliop-flop operation

A

stay same or inverse

19
Q

SR flip-flip characteristic table

A

0 0 Q(T)
0 1 0
1 0 1
1 1 NOT ALLOWED

20
Q

JK flip-flop characteristic table

A

0 0 Q(T)
0 1 0
1 0 1
1 1 Q’(T)

21
Q

D flip-flip characterictic table

A

0 0
1 1

22
Q

T flip-flop characteristic table

A

0 Q(T)
1 Q’(T)

23
Q

JK flip-flop excitation table

A

J K Q(T) Q(T+1)
0 0 0 X
0 1 1 X
1 0 X 1
1 1 X 0

24
Q

How to convert JK flip-flop into D flip-flop

A

Pass D into J, then use inverter to pass D’ into K

25
Q

What is a sequential circuit?

A

Digital circuit that contains atleast one flip-flop

26
Q

Register definition

A

consists of n flip-flips together with combinational control circuit
capable of storing n bits

27
Q

Problem with traditional register

A

always loading

28
Q

Normal registers contain

A

clock, inputs, D flip-flops, outputs

29
Q

Parallel registers contain

A

clock, inputs, load, AND gates, OR gates, D flip-flop, outputs

30
Q

shift register

A

goes right to left or left to right depending on right or left shift.

31
Q

registers use which flip-flops

A

D flip-flops

32
Q

Sequential circuits use which flip-flops

A

JK flip-flops

33
Q

figure 2.9 represents

A

bidirectional shift register with parallel load

34
Q

RAM characteristics

A

Volatile - all memory is lost when power is lost
stores words (power of 2) - all words have same size (multiple of 8)
Internal structure is specified by # of words and word size - each word has an address

35
Q

ROM characteristics

A

non-volatile - keeps data after power loss
performs only READ
contents of ROM is loaded during manufacturing

36
Q

what size is 2716 EPROM

A

2k x 8

37
Q

How many address lines and data lines does the Z80 CPU chip have

A

8 data lines, 16 address lines

38
Q

Which RAM/ROM had read/write control line?

A

RAM

39
Q

Lab 4: which sequential circuit did you have to build?

A

when Y is 1, the circuit counts from 0 - 3 then repeats, when Y is 0, circuit stays in current state

40
Q

Lab 4: what was the purpose of the input line?

A

control if circuit counts or stays at current state

41
Q

Lab 4: what was the extra credit?

A

Implement the BCD encoder to show the binary number on the 7 segment LED display

42
Q

Lab 5: What type of flip-flip circuit did we build?

A

SR latch

43
Q

Lab 5: did it change on rising edge or falling edge of clock?

A

rising edge (from 0 - 1) not falling edge (1 - 0)

44
Q

Lab 5: What was the extra credit?

A

build SR master-slave flip-flop