Exam 2 Flashcards

(14 cards)

1
Q

Carry Lookahead Adder (CLA)

A

All carries are computed ahead

All sum bits are computed as soon as their carry-in’s are available

All first level generate (g) functions are computed simultaneously

All first level propagate (p) functions are computed simultaneously

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
2
Q

For an arbitrary bit position i the propagate function is equal to

A

x_i+y_i ←(OR)

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
3
Q

Assuming that the maximum number of inputs to a CMOS gate is 4, the propagation delay to generate C8 is

A

3 Gate delay : g_i and p_i
(one for g_i and p_i, and two for SOP)
1 Gate delay: [PT]
1 Gate delay: final OR-ing

C8= 5 delay gates
C16=6
C24=7
C32=8

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
4
Q

Below is the schematic diagram of a one-digit BCD adder. The additional 2-bit adder and Cout gate logic is necessary to

A

Detect when the sum is >9 and if true set the Cout=1

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
5
Q

For identically sized operands, floating-point number representation

A

Covers a larger umber range than fixed-point representation

Needs packing and unpacking

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
6
Q

Before subtracting two floating-point numbers, these have to be

A

Unpacked and their decimal points aligned

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
7
Q

A 2-to-1 mux can be used to implement an inverter if

A

The signal to be inverted is tied to the mux select input, input0 of the mux is tied to 1, and input1 of the mux is tied to 0

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
8
Q

A 2x2 crossbar

A

Has 2 inputs and 2 outputs

Can route any of the two inputs to any of the two outputs

Can route one input to one output while routing the other input to the other output

Is a key element of data network routers

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
9
Q

Below is the diagram of a 3-input LUT, as used in FPGAs. Following the same structure, a 4-input LUT uses

A

16 memory cells and 15 2-to-1 muxes

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
10
Q

If f= ~x1(x2+x3) + x1(x2x3), then

A

The function is expanded by x2

x2x3 is the f_x1 cofactor

x2+x3 is the f_`~x1 cofactor

Need at least a 2 to1 mux to implement it

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
11
Q

If we expand a 4-variable function in terms of 2 variables (multi-variable expansion), then we need at least

A

A 4to1 mux or

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
12
Q

In a 3-to-8 decoder without enable, how many outputs are active at any given point in time?

A

1

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
13
Q

A 4-to-16 decoder can be built using a decoder tree. How many 2-to-4 decoders with enable are necessary?

A

5

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
14
Q

The truth table of a priority encoder is shown below. Which is the correct priority order, starting with the highest priority?

A

X0→x1→x2→x3

How well did you know this?
1
Not at all
2
3
4
5
Perfectly