Midterm Flashcards

1
Q

How does a server chipset act to control system-wide latency?

A

Controls the data flow between the CPU, caches, and memory.

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
2
Q

Matching the server chipset to the server CPU helps to minimize what?

A

Bottlenecks

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
3
Q

In servers the two commonly used multi-processor architectures are? (No acronyms)

A

Symmetric Multiprocessing, Non-Uniform Memory Access

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
4
Q

The acronym PCI stands for what?

A

Peripheral Component Interface / Interconnect

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
5
Q

IBM refers to the PCI bus as what?

A

Multiplex address and data bus

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
6
Q

What is the PCI turnaround phase?

A

The transition from Data mode to address mode, or visa versa.

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
7
Q

Most IBM X System Servers have replaced PCI-X with what?

A

PCI Express

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
8
Q

QDR transfers how many data bit per clock cycle?

A

4

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
9
Q

A PCI Express Serial link uses two wire pairs, what is the role of each pair?

A

One to send and one to receive

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
10
Q

PCI Express devices look like what types of devices to software?

A

PCI devices

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
11
Q

What is the major design difference between PCI-E and the previous versions of PCI?

A

PCI-Express is serial, everything else is parallel.

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
12
Q

According to Moores Law the numbers of transistors in CPUs doubles how many years?

A

Every 2

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
13
Q

The acronym UEFI stands for what?

A

Unified Extensible Firmware Interface

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
14
Q

UEFI was originally designed for what processor?

A

Itanium

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
15
Q

UEFI was designed to replace what in a server?

A

BIOS

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
16
Q

What does UEFI component testing eliminate?

A

Beep Codes

17
Q

What was the first version of Windows Server to support UEFI?

18
Q

Under virtualization what normally runs under privilege level 3?

A

Applications

19
Q

Under virtualization what normally runs under privilege level 0?

A

Virtualization layer

20
Q

What is the role of the hypervisor?

A

Allows multiple OS’ to run on a single host?

21
Q

What does binary translation address?

A

Ring deprivileging

22
Q

There are three hardware requirements for virtualization, one is hypervisor support, one is BIOS support, what is the third?

A

CPU support

23
Q

The acronym ACPI stands for what?

A

Advance configuration power interface

24
Q

How does the P state differ from the T state?

A

P state addresses the clock rate and the T state addresses how many clock ticks the CPU will respond to

25
The NIC receive frame command contains what things requires to store the receive frames contents?
Receive Instruction and the Address
26
What type of server has a primary function of storing, searching, retrieving, and updating data?
Database server
27
What is often because of major bottlenecks in a DNS server?
The NIC
28
Explain the difference between active memory and MXT?
Active memory mirrors the memory, while MXT compresses it.
29
An average enterprise uses what percent of a server's capacity?
20%
30
The ability to change P-States is an ability Intel calls what?
Demand Based Switching
31
Same question but for AMD?
PowerNow!
32
What is the effect of increased cache size on the speed of main memory access?
Slows it down
33
What is the most frequently access server hardware resource?
Memory
34
AMD uses HyperTransport together with that other technology to group processors?
SUMO
35
AMD uses three HyperTransport links to connect the opteron what is each link used for?
Two to connect to connect to CPU, Third for I/O.